

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/007,300		11/08/2001	Keiji Jono	KM1-003 4689	
21567	7590	03/16/2004		EXAMINER	
WELLS ST			TRAN, THIEN F		
601 W. FIRST AVENUE, SUITE 1300 SPOKANE, WA 99201				ART UNIT	PAPER NUMBER
•				2811	

DATE MAILED: 03/16/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)					
	10/007,300	JONO ET AL.					
Office Action Summary	Examiner	Art Unit					
	Thien F Tran	2811					
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the co	orrespondence address					
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	6(a). In no event, however, may a reply be tim within the statutory minimum of thirty (30) days ill apply and will expire SIX (6) MONTHS from to become ABANDONEE	ely filed will be considered timely. the mailing date of this communication. (35 U.S.C. § 133).					
Status							
1) Responsive to communication(s) filed on	<u>.</u> .						
	action is non-final.						
·	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	3 O.G. 213.					
Disposition of Claims							
4) Claim(s) 42-47 is/are pending in the application	4)⊠ Claim(s) <u>42-47</u> is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration.						
4a) Of the above claim(s) is/are withdraw							
5) Claim(s) is/are allowed.							
6) Claim(s) <u>42-47</u> is/are rejected.	Claim(s) is/are objected to.						
•							
8) Claim(s) are subject to restriction and/or	election requirement.						
Application Papers							
9) ☐ The specification is objected to by the Examine	r.						
)) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.							
Applicant may not request that any objection to the							
Replacement drawing sheet(s) including the correction							
11)☐ The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action of form PTO-192.					
Priority under 35 U.S.C. § 119							
12) ☐ Acknowledgment is made of a claim for foreign a) ☐ All b) ☐ Some * c) ☐ None of:		-(d) or (f).					
 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 							
2. Certified copies of the priority documents3. Copies of the certified copies of the priority							
application from the International Bureau		a III illo Hallona. Glage					
* See the attached detailed Office action for a list		ed.					
Attachment(s)							
1) Notice of References Cited (PTO-892)	4) Interview Summary Paper No(s)/Mail Da						
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) 	5) Notice of Informal P	atent Application (PTO-152)					
Paper No(s)/Mail Date	6) Other:						

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 01/21/2004 has been entered.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 42-47 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sakai et al. (USPN 6,034,409) in view of Wu (USPN 6,355,540).

Sakai et al. discloses a trench isolation structure (Fig. 7) formed in a semiconductor 1 comprising a first isolation trench portion 11a having a first depth and having a first sidewall intersecting a surface of the semiconductor at a first angle A1; a second isolation trench portion 11 within and extending below the first isolation trench portion, the second isolation trench portion having a second depth and including a second sidewall intersecting the first sidewall at a second angle A2 with respect to the surface that is greater than the first angle, the second isolation trench portion having a

Application/Control Number: 10/007,300

Art Unit: 2811

bottom portion at the second depth of the semiconductor; and a dielectric material 4 filling the first and second isolation trench portions. Sakai et al. does not disclose the semiconductor at the bottom portion of the trench structure being doped. It is old and well known in the art to form a channel stop region (doped region) beneath the trench structure in the semiconductor substrate as shown for example by Jun. Jun discloses forming channel stop regions (doped regions 20) beneath the trench (see Fig. 2F). Therefore, forming the trench isolation structure of Sakai et al. comprising a channel stop region (doped region) beneath the trench structure would have been obvious modification in order to restrain stress caused by oxidation of the semiconductor substrate and to improve the insulation properties of the trench isolation structure.

Regarding claim 43, at least some of the first isolation trench portion forms a substantially straight linear segment.

Regarding claims 44 and 45, the first angle A1 and the second angle A2 are within the claimed range.

Regarding claim 46, the first depth is between five and fifty percent of a total trench depth.

Regarding claim 47, Sakai et al. does not explicitly disclose the trench isolation structure being formed in a memory integrated circuit. However, a memory integrated circuit is a conventional structure comprising isolation structures and active devices (transistors). It would have been obvious to form the trench isolation structure of the above combined references into the memory integrated circuit for the advantages that

Application/Control Number: 10/007,300

Art Unit: 2811

the trench structure provides as described above, to better isolate active devices from one another in the memory integrated circuit.

Page 4

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. References B and C are being cited since they show trench isolation structure including channel stop regions beneath the trench structure.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thien F Tran whose telephone number is (571) 272-1665. The examiner can normally be reached on 8:30AM - 5:00PM Monday through Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie C Lee can be reached on (571) 272-1732. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

tt February 24, 2004

THIENTRAN

PRIMARY EXAMINER